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A novel method of current sensing using resistance of power delivery path 
is introduced as a mean to measure static or dynamic load current in high-
power system-on-chips, where conventional methods deemed inadequate. 
It is named “IRS” here, and it stands for Inherent Resistance Current 
Sensing.  
 
To explain its application and to provide motivation beyond this work, 
pros and cons of conventional techniques are reviewed with a look at 
previous works done in this area. 
 
It is followed with review of discreet implementation of the sensor (IRS) 
in chapter three. The measurements results collected using the discrete 
circuits are included with an in-depth analysis of the results and 
compensation techniques. It offers insight to effectiveness of the solution 
and its potential, while highlighting shortcomings and limitation of 
discrete implementation. This would set the tone to design integrated 
version of the sensor. 
 
In order to select amplifier architecture, a rundown of common methods to 
construct the instrumentation amplifier is discussed in chapter 4, primarily 
based on the latest work already done in this field per cited references. 
This is to help readers to get an overall view of the challenges and 
techniques to overcome them.  
 
Finally, the architecture for the integrated version of the sensor (IRS) is 
presented, with a proof of concept design. The design is targeted for low 
voltage VLSI systems to allow integration within large SoCs such as 
GPUs and CPUs. The primary block, the instrumentation amplifier, is 
constructed using rail-to-rail current conveyers and simulated using TSMC 
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Chapter 1 Introduction 
In the modern era of large scale integrated circuits (IC), System-on-Chips (SoCs) are 
being designed capable of drawing current in excess of 100A at voltage of 1V. The trivial 
examples of these devices are multi-core Central Processing Units (CPUs) and Graphics 
Processing Units (GPUs), which are found in personal computers, work stations, servers, 
laptops and other form of computers. 
 
Once an IC is designed and fabricated, its power consumption depends on: 
  
• Operating parameters such as junction temperature, voltage and frequency. 
• Utilization of power containment features such as clock gating, power gating, 
voltage/frequency islands, and dynamic voltage control. 
• Activity factor as how much hardware is utilized and for how long; it mainly 
depends on the software application used. 
 
In this concept, product requirements such as performance, cost, and form factor along 
with environmental conditions such as ambient temperature define the bounding 
conditions for power.  An extensive post-design characterization is required to measure 
and analyze all the above parameters within their practical and feasible range to properly 
define operating clocks and voltages. 
 
One of the critical parameters to measure is the electrical current itself. Any inaccuracy in 
the current measurement can impact end product performance, cost or power 
consumption. As such, an accurate and sophisticated measurement system is required to 
handle this task.       
  
In this dialogue, post-design characterization, the electrical current is considered as 
combination of static and dynamic components. It might not be possible to physically 
separate these two components, yet it allows analyzing them individually.   
 
Static Component   
The static component of the load current is defined by silicon leakage when all clocks are 
turned off and all activities are seized.  The leakage is function of: 
• Silicon Physics (defined by the technology used) 
• Junction Temperature 
• Operating Voltage 
 
Dynamic Component   
The dynamic component of the load current is function of: 
• Operating Frequency 
• Operating Voltage 






In CMOS technology the majority of current consumption is expected to be dynamic 
component. But, the device leakages are increasing generation over generation, as a 
result, the proportion of the static load is growing. 
 
The dominant portion of total power consumption and dynamic component in GPUs is 
application dependent. To a degree that specialized applications are developed to stress 
GPUs beyond typical conditions that games or 3D application could do.  
 
With this introduction, the question stands what are the methods to measure current and 
ultimately power consumptions in large size silicon devices?  
1.1  Discrete Techniques for Current Sensing 
Monitoring power supply current has become an increasingly standard requirement for 
many circuits and systems, and in particular, for GPUs and CPUs. Conventional 
techniques for monitoring power supply current rely on board level circuits to provide a 
signal representing the monitored current. Such a signal is often analog in form or digital 
, relayed via an interface data bus (like I2C - Inter IC) for the voltage rail, which the 
current is being monitored (e.g., VCC for bipolar circuits, or VDD voltages for MOS 
circuits).  Such conventional techniques are often problematic.  For example, such 
techniques require special or custom circuit board design or voltage regulator controllers, 
all of which add to the BOM (Bill Of Material) costs for the overall product and are often 
impractical for use in a mass production environment. In the following, common methods 
are discussed. 
1.1.1 Voltage Regulator Current Read back 
There are commercially available voltage regulators that provide a digital value 
corresponding to output current. Some may also provide an analog output for on board 
amplification and conversion to digital signal. As it may sound trivial, the reality is that 
VR monitors an external signal such as  (series resistance) of output stage inductor 
or  (on-state drain to source resistance) of high-side power MOSFET. Either way, 
it has practical limitations as follow: 
 
• The external components to voltage regulator are subject to change SKU (Stock 
Keeping Unit) to SKU. Even functional equivalent component from different vendors 
can be used on the same SKU, which will require qualification and engineering 
verification of the solution each and every time a different component is used. 
 
• Manufacturing tolerances (part to part variation) of power inductors can easily reach 
to 20%. This is too much error to be tolerated in most applications. To put this in 
perspective, consider that 20% error in a 100A design with a 4-phase regulator means 
20A, which is nearly output current of one phase of VR. This could easily change 
design target to a 3 or 5 phase solution. Tolerance of power MOSFET is less than of 
inductors (~10%) yet it is still too high given other sources of error. 
Both inductor  and MOSFET  have temperature dependency and inherent 





temperature range it would require temperature sensor of some kind added, which 
adds to the cost. 
 
• The provided signal has limited effective bandwidth (BW) of less than Kilo-hertz 
(KHz) in most cases, or few KHz in some cases. This is mainly due to nature of 
voltage-mode instrumentation amplifier used to eliminate common-mode voltage.  
This will be reviewed further in this investigation.  As such, it is not useful for 
dynamic load monitoring, where high BW in order of tens of MHz needed. 
 
• Some regulators have integrated power stage. It allows compensating for  
variation, to increase the accuracy of current measurement, but they still suffer from 
low BW, which perhaps can be corrected via architecture proposed in chapter 4. Yet, 
this type of regulator have premium cost adder that limits their usage to high end 
products. Aside from cost impact, it still monitors current going through high-side 
MOSFET as oppose to load behavior. This is a fundamental difference between this 
method and that of proposed in this thesis. 
1.1.2 Series Sense Resistor 
Sense Resistor may be placed between output of regulator and the load, in such a case it 
can provide adequate accuracy for measurement and with right choice of resistor, very 
low temperature and part-to-part variation can be achieved. Although in high-end CPUs 
and GPUs, the load current can easily exceed 100A. Even with a 0.1mΩ resister, there is 
> 1W power wasted in the resistor. Furthermore, PCBs (printed circuit boards) for such 
application are designed to minimize power delivery network resistance between source 
and the load. In a practical case, it is 0.3~0.5mΩ, such a series sense resistor yields 20% 
to 30% negative impact. Therefore, it is counter intuitive to use it. Alternatively, the 
inherent PCB resistance itself may be used as sense resistor; this indeed is the idea, which 
will be further reviewed in this thesis.  
1.1.3 Hall Sensor 
Other technique is to  include a HALL sensor on the current path, which yields 
acceptable error of 5%, but it is challenging to be incorporated into small form factors, 
and yet has considerable BOM cost increase, and offers limited bandwidth (in KHz 
range).   
 
Summary 
Here is the list of short coming and concerns with conventional discrete current sensing 
methods: 
 
• Demands special/custom board-level design or voltage regulator controller that adds 






• Static current measurement requires calibration, which needs to be done per SKU 
variant as oppose to ASIC variant. This impacts time to market and increases 
engineering cost. 
• Considerably inaccurate dynamic current measurement due to either inherent 
amplifier limited gain bandwidth product or monitoring power component’s current 
profile as oppose to actual load current profile.  
• Poor accuracy (board to board) even after calibration due to component variation or 
drift over temperature 
1.2  Integrated Techniques for Current Sensing 
Built-in current sensors have speed and resolution enhancements over off-chip current 
sensors, mainly because the large transient currents in the output drivers are bypassed and 
less parasitic are encountered [2]. In this section, conventional integrated current sensor 
architectures are reviewed.  
1.2.1 High-Side Current Sensing 
In this method, the current is typically determined by measuring small voltage drop 
across a current sense resistor inserted in series within the circuits. The sense-resistor can 
either be implemented between the negative power supply and the load, which is called 
Low-Side current-sensing, or between the positive power supply and the load, so called 
high-side current-sensing. An amplifier is required to measure this voltage drop across 
the sense resistor [1]. Both methods are implemented in commercially available ICs [1], 
although the high-side sensing is more popular, as such it is reviewed here.  
 
In a recent work [1], considerable improvements made in the circuit characteristics 
compared to LTC6102, like reduced offset voltage, reduced power consumption, while 
increasing CMRR, but there are two fundamental differences between this technique and 
proposal in this investigation: 
 
• The high-side sensing is effective method for monitoring battery charge, also 
known as Coulomb counting, which was the purpose of the author as well [1]. 
But, in most applications, there is some type of voltage regulator between source 
(battery or otherwise) and the load (GPU or CPU). Therefore, current information 
extracted by this method doesn’t represent load behavior and it depends on 
voltage regulator design and its performance such as efficiency.  
 
• Despite high CMRR achieved (140dB), it is limited to a relatively narrow 
frequency range like 10Hz, and as frequency increases the CMRR falls rapidly. At 
10 KHz, CMRR is reduced to 110dB (per Figure 1-1). This can also be realized 
by relatively low Gain Bandwidth Product (GBWP) of the amplifier specified as 
1MHz [1]. For dynamic current sensing, high CMRR is required over much wider 






Figure 1-1: CMRR as function of frequency [1] 
1.2.2 Iddq Sensing 
 current sensing is a known method for local current sensing in the integrated 
circuits. It can be used to measure quiescent or transient current of the analog or digital 
circuits. There are both CMOS and Bipolar implementation of  sensing. Figure 1-2 
is an example of bipolar method [2] intended as a built-in test cell, which is briefly 
reviewed here.  
 
 






The proposed circuit, based on a current conveyor second generation (CCII) as signal 
processing circuit, provides an analogue output proportional to the variation of the  
or  current of the CUT (Circuit Under Test). The built-in current sensor utilizes a 
bipolar transistor as a current sink device. The quiescent current , drawn by the 
detecting transistor, 1, is mirrored and scaled to transistor 2. The current drawn by 
2, which is an image of the quiescent current of the CUT, is compared to the reference 
current to generate the  [2]. 
 
This method is effective, where CUT consumption is low to moderate. For large size 
silicon devices such as GPUs and CPUs the load current can exceed 100A, where sizing 
of 1 becomes impractical even during test cycle. The highlight of this implementation is 
CCII, which is used as amplifier circuit. Advantages offered by CCII are reviewed in 
chapter 4. 
 
1.3 Criteria for Current Sensor Architecture 
Accordingly, it would be desirable to have a technique for monitoring current flow to an 
IC in a temperature-compensated manner which is not dependent upon individual product 
designs incorporating the IC to be monitored.  Further, or alternatively, it would be 
desirable to avoid any requirement for adding or using special discrete components, 
structures or designs within the circuit under test, i.e., to use elements or parameters 
inherent in the design of the IC being monitored.  Further, or alternatively, it would be 
desirable to have such a technique capable of being integrated into the IC, i.e., the silicon 
die itself, within which the current is to be monitored. Yet, it must provide adequate 
bandwidth to allow profiling dynamic behavior of the load. 
 
In this investigation above criteria is used and referred to as the guideline to compare 
different architectures and solutions to decide about effectiveness and robustness each 





Chapter 2 Inherent Resistance current Sensing (IRS)1  
2.1 The Concept 
In this section, method is provided for monitoring current flow to an integrated circuit 
(IC), alone or mounted on a substrate, in a temperature-compensated manner.  In 
accordance with a preferred embodiment, a plurality of resistances having substantially 
equal temperature coefficients establishes a ratio of an output voltage and an internally 
measured voltage, with the output voltage corresponding to a voltage drop across an 
inherent resistance within the IC or on the substrate (Figure 2-1). 
 
Figure 2-1: Conceptual view of current path 
 
Figure 2-1A depicts a side view of a flip-chip IC mounted on a substrate assembled on 
PCB and powered up by a voltage regulator (VR). The current ‘’ supplied by VR, flows 
through PCB power planes, traces and vias to get to substrate. Then it flows through 
solder balls, substrate’s micro-vias to get to the silicon bumps, where it finds its way 
through metal layers to the silicon devices. Figure 2-1B is a conceptual representation of 
inherent resistance realized as a lump sum for each individual assembly as follow: 
 
 = Equivalent PCB inherent resistance between voltage regulator output and solder balls   = Equivalent substrate inherent resistance between solder balls and silicon bumps       ! = Equivalent silicon-die inherent resistance between silicon bumps and silicon devices       
(2-1)  
 
                                                 
1
 AMD, Advanced Micro Devices, has filed patent application on this technique (AMD Ref# 090247)  




, ", and ! are all function of temperature. Generally, silicon die, substrate and PCB 
each are fabricated separately and assembled together to build a product.  Figure 2-1B 
also depicts inherent resistance on the return path. It is acknowledged here that such 
resistance exists and it is an important factor in power delivery network analysis, but it is 
not evaluated in this investigation. Yet, similar conclusions and methods would apply. 
 
The evaluation of these current delivery paths includes measuring the voltages at the ends 
of such paths to determine the voltage drop  between them, which is equal to a product 
of the resistance  of such current path and the current  flowing through such current 
path per Ohm’s law: 
  =  (2-2) 
 
 
Referring to Figure 2-1B, this can be better understood by realizing, relative to the circuit 
reference potential, e.g., circuit ground, a voltage # will appear at the substrate electrode, 
another voltage $ will appear at the IC electrode and another voltage % will appear at 
the node or electrode connecting the one or more devices.  These voltages #, $, and % 
will be different, albeit slightly, due to voltage drops across the resistances, as such let be: 
 
 




Given (, ", and !  are minimized by design to reduce power dissipation and improve 
PDN bandwidth (BW), they are in the order of milliohms or less. Therefore even at high 
current level like 100A the voltage difference between each pair of electrodes (Figure 
2-1B) is in few millivolts or less. Thus, an amplifier circuit, such as instrumentation 
amplifier (IA), is required with amplification gain of  ). Thereby, these voltage 
differences , !, and  are amplified to provide ), )! and ), which are 
proportional to the load current . Then, output voltage of IA can be digitized and 
calibrated under known load conditions. Now by measuring the output voltage, the 
equivalent load current can be calculated at any given moment.   
 
Since this method uses inherent resistance of the current carrying material, there is no 
need for any additional series components, so the circuit performance is not impacted. 
Yet, the actual current profile can be extracted to provide insight into the circuit behavior, 
which may not be available otherwise. To achieve this, adequate bandwidth and 
amplification circuit is required, which is reviewed in chapter 3 and 4. The target is to use 
substrate or on-die inherent resistances instead of PCB ones, to meet criteria specified in 
section 1.3. The reason is that once silicon die and substrate designed and verified,  and !  are no longer variable, but several circuit boards usually are designed per application 
requirement. Therefore, PCB inherent resistance is subject to change (see chapter 3 for 
further details). Despite simplicity of the idea, there are challenges and details to be 
considered in order to yield adequate results. One of many is the temperature effect on 
the material resistance. It is reviewed in details in section 2.2.  
  




2.2 Temperature Dependence of Inherent Resistance 
Each equivalent inherent resistance illustrated in Figure 2-1 can be considered as the 
variable , which is a function of the geometry and effective temperature coefficient of 
the materials used to fabricate it.  Once the substrate, for given silicon, has been 
designed, the material and the geometries are no longer variable, with the exception of 
fabrication tolerances.  However, this resistance  will be a function of temperature +, 
and it can be written as:   
 (+)  =  .(1 +  0122 (+ – +.)) (2-4) 
 
 
Where, . is the resistance at temperature +. and 0122 is the equivalent temperature 
coefficient in percent per degrees Centigrade.  For purposes of this investigation, a linear 
temperature coefficient is presumed.   
 
Example: A typical junction temperature increase of 40℃ (e.g., ranging from 50℃ 
to 90℃) is expected for a commercially available GPU used in a video card.  With copper 
currently being the dominant conductive material, with temperature coefficient of 0.39% 
per degree Centigrade the inherent resistance varies by 16% over the specified 
temperature range.  Accordingly, even assuming and ideal IA (with no error) to amplify 
the voltage difference, the measured current will have up to 16% inaccuracy just due to 
temperature variation presumed here.  
 
This example shows for IRS to be an effective current measurement technique, need to 
develop a compensation mechanism for temperature variation. Now, to take into account 
temperature effect equation 2-2 can be rewritten as: 
 




Where, 8 is time to indicate variation over time is expected, and 7 can be voltage 
difference between each pair of electrodes shown in Figuer-1B. 7 is changing due to 
both current (8), and resistance (+) function of temperature +. 
2.2.1 Temperature Compensation Technique 
The following methods can be used to compensate for temperature drift: 
 
• Building compensation circuit into the amplifier circuit; referred to as analog 
compensation in this work.  
• Measuring temperature at any given interval that voltage difference is measured 
to adjust the output voltage numerically afterward; referred to as digital or 
numerical compensation in this work. 
 
Either method has its own pros and cons. In this section, the analog compensation 
technique is reviewed. In section 3.2, the digital or numerical method is described.   
 
Inherent Resistance current S
 
Since the inherent resistance 
in voltage 7 is also very small (e.g., in the range of
amplification of some sort.  
typical instrumentation amplifier, such as in 
characteristics of the amplifier, such as thermal drift, input and output offsets, etc, will 
affect the overall accuracy of the circuit, although those ar
need to be dealt with regardless of current sensing technique used. Thereby
ideal IA for the evaluation for 
 
 
Where:   
 
Figure 2-2: Typical Voltage
 
For IRS, as discussed in section 
function of temperature in a way to cancel out variation of 
realize this, the resistances






 is very small (e.g., in the range of milliohm)
 millivolts), thereby 
In order to describe the analog compensation 
Figure 2-2, with a gain of  ) is assumed. The 
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By plugging equations (2-8) into (2-7), it yields:  
 
 ) =  2 (1 +  1/:) (2-9) 
 
 
By keeping ) >>  1, it can be simplified to:  
 
 ) =  21/:               ) >>  1 (2-10) 
 
 
Now by choosing proper type of resistors for 1 and B, this circuit can be thermally 
compensated. 1 (so as 2 to 4) must have a negligible change of resistance within 
target operating temperature range, while : must have same temperature coefficient as 
the inherent resistance material. The nominal value of :. is selected to provide 
adequate gain at nominal temperature  +.. It can be expressed as follow: 
 :(+) =  :.C1 +  0122 (+ – +.)D (2-11) 
 
 
By plugging equations (2-10) into (2-6), the amplified output voltage  can be 
expressed as function of temperature as follow: 
 (8)  =  7(8, +) )(+)    = 21:(+)  (8) (+) (2-12) 
 
 
Substituting the temperature dependency relationships for the resistances, equations 
(2-11) and (2-4), the relationship between the inherent resistance (+), see equation 
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Substituting this result into equation (2-12) yields: 
  (8)  = 7(8, +) )(+) =  21 .:.  (8) =  GH (8) (2-14) 
 
 
As it can be seen from (2-14) expression, the amplified voltage difference is independent 
from temperature variations, where GH is the overall gain of the system.  
2.2.2 Using Thermal Chip Sensors as Gain Resistor 
In section 2.2.1, it was specified that for adequate analog compensation the gain resistor 
in the amplifier circuit must have same temperature coefficient as the inherent resistance 
material. In this section an example is provided to prove practicality of such requirement. 
Given common material used in PCB and substrate fabrication is copper, the gain resistor 
temperature coefficient must be same as of copper.  
 
KOA manufactures thin film resistors, LP73 family, with various coefficients so called 
thermal chip sensors. To compensate for the resistance across copper path, part with the 
closet coefficient, 0.4%/°C, is selected. The typical gain needed at nominal temperature 
Inherent Resistance current S
 
defines the nominal value (
1KΩ are chosen, which will be used in chapter 3 to re
circuit (for locations 4222




Where, + is the ambient temperature in degree 
given +, and MN resistance value at 25
constants are:  
 
     
 
Table 2-1 and Table 2-2 provide calculated and measured values for each resistor (
and 1K) at various temperatures. 
is better than O2%. Given uncertainty in the measurement, temperature stability of the 
environment, and uncontrolled humidity while performing the test, the yielded results 
deemed acceptable.  
 
Table 2-1: Characterization result for thermal chip resistor (
 
Table 2-2: Characterization results for thermal chip resistor (1K
Both tables also contain measurements for an ordinary resistor at same nominal value, 
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Figure 2-3 and Figure 2-4 are plots of the values specified in the Table 2-1 and Table 2-2.  
 
 
Figure 2-3: Characterization result for thermal chip resistor (510Ω) 
 





Figure 2-4: Characterization result for thermal chip resistor (1K) 
 
2.3 Conclusions 
The concept of current sensing using inherent resistance was described. The temperature 
dependence of the inherent resistance was indicated as a critical parameter impacting 
accuracy of this technique. Analog compensation technique was introduced and 
mathematically proved being effective to compensate for temperature drift within an 
amplifier circuit (as gain resistor). A practical example of resistor that can provide 
desired behavior for compensation was given. Further in this work, this technique, 






Chapter 3 Discrete Implementation of IRS  
In this chapter, discrete implementation of IRS is reviewed, followed by analysis of the 
characterization results. The importance of discrete case study is to provide insight to 
effectiveness of the solution and reveals the challenges to overcome. All at much lower 
development and fabrication cost compared to an integrated implementation. Despite 
that, there are systematic limitations in the discrete implementation that will be 
highlighted at the end of this chapter, which are the motivation to design integrated 
version of IRS. 
3.1 Circuit Schematic 
Figure 3-1 is the schematic of IRS discrete implementation. Two instrumentation 
amplifiers are constructed each using two commercially available operation amplifiers. 
One IA, labeled as 0<2;:1, to amplify the voltage drop across PCB, difference between 
output of voltage regulator and BGA solder balls at PCB. The other IA, labeled 
as 0<2;:2, is to amplify the voltage drop across substrate, between BGA solder balls 
and top of the substrate (accessible via another BGA ball labeled as TU_). The 
outputs of the IAs could be monitored via oscilloscope, precision digital multi-meter, on-
board 12-bit ADC, or built-in 10-bit ADC as needed. The circuit was tested on two 
graphics card designs one with a high end GPU capable of consuming typical current of 
120A and one mid-range GPU consuming typical current of 80A on core logic (labeled as 
).  
 
The opamp specs such as noise, input offset and offset drift are crucial to achieve 
adequate accuracy. In this implementation, MAX4239A was selected primary due to 
having very low input offset voltage (typical 0.1µV, Max 2µV), low offset drift 
(typical 50nV/1000hr) and low input noise (30nV/√Hz @ 1KHz). It also provides 
adequate GBWP (6.5MHz) and CMRR (Min 120dB, typical 140dB) as good starting 
point. But it requires minimum closed loop gain of 10 for stability, which can be met.  
 
All resistors P through ] are shown as 10K, although in order to maximize the gain 
they were increased to 14.7K for 0<2;:1 and to 78.7K for 0<2;:2. The mismatch 
between P~] will add to circuit gain inaccuracy and decreases CMRR. Thus, 0.1% 
tolerance resistors were used for 1 through 4 in both IAs. With these settings, two 
gain resistors B (locations 4211 and 4222) define each amplifier gain and they must 
also provide thermal compensation as described in section 2.2.1. Hence, thermal chip 
sensors introduced in section 2.2.2 with same values of 510Ω and 1K used for locations 
4222 and 4211 accordingly. The amplification gain was calculated, using equation 
(2-7), to be about 31 for 0<2;:1 and about 310 for 0<2;:2 at 25℃.  
 





Figure 3-1: Discrete Implementation of the instrumentation amplifier 
 
Per Figure 2-1B, voltage level must be sampled at & , #, and $ nodes for current sensing 
purpose. Based on that and Figure 3-1, the following equations show the mapping 
of  & , # and $ to circuit opamp inputs and provide relation between inputs and outputs 
of IAs: 
Voltage at the regulator:        
^__1  =  & 
 
Voltage drop across PCB power planes: 
 ^__2 = )`ab    =  )`ab(&– #)    cℎ1H1 )`ab  ≅ 31 (3-1) 
 
 
Voltage drop across substrate: 
 
 ^__3 = )$    =  )$ (#– $)  cℎ1H1 )$  ≅ 310 (3-2) 
 
 




3.2 Characterization Results and Analysis 
In this section, characterization results are presented. The analysis of the data gives 
insight into the circuit performance and load behaviors. Table 3-1 lists inputs, outputs, 
ASIC junction and PCB temperature at multiple points. It also contains comparison 
between current measured and reported numbers by the voltage regulator. The GPU 
under test has four on-die temperature sensors (+f. 80 +f]) and one external temperature 
sensor (on-board), which measures the GPU temperature via remote sensing of on-die 
thermal diode. 
 
The bolded row in Table 3-1 corresponds to midpoint temperature ~73.1°C reported by 
on-die temperature sensor number zero (+f.). This row is used as the reference for 
compensation over temperature in Table 3-2 and Table 3-3. The highlighted numbers, in 
the red, in Table 3-1 show excess of inaccuracy in the regulator current read back at light 
loads. This is a known issue with regulator current readout. 
 
Table 3-2 provides first order linearity error in percentage compared to the reference row 
(midpoint temperature in bold). This hand-calculated indicator can be used to compare 
effectiveness of a solution without having sophisticated tools for curve fitting. Note must 
be taken that it is not representing the current readout accuracy; although the better this 
number gets the better accuracy can be achieved via post numerical calibration. The first 
column of Table 3-2 represents the actual measured values of PCB IR drop as shown in 
Table 3-1. The following two columns are calculated effective resistance and linearity 
error. These sets of data are benefitting from gain adjustment provided by B (1K ) over 
temperature range. It shows an overall linearity better than O6%. By calculating B (1K) 
using equation (2-15) and (2-16), the expected output voltage using equation (2-15) and 
circuit settings the next five columns of Table 3-2 are equated. The calculated error is 
about ±6% inline with the measurement.  
 
The B (4211 in Figure 3-1) is installed on the surface of the PCB and it can monitor 
temperature of one spot only.  However, such arbitrary spot is not necessarily the optimal 
point (see section 0). To evaluate this matter, PCB temperature was measured at different 
spots like closer to power plane, where current was flowing through. The results are 
reported under Plane-1 and Plane-2 columns in Table 3-1. The last five columns of Table 
3-2 are calculated in the similar manner described above but instead of using 
B temperature, this time temperature reported under Plane-1 column was used. 
Comparing the maximum linearity errors, highlighted numbers in green and in red, it 
clearly shows a considerable improvement. 
 





Table 3-1: Characterization results of discrete IRS (circuit in Figure 3-1) 






Table 3-2: Comparison results of current sensor using PCB IR drop 
 





Table 3-3: Comparison results of current Sensor using substrate IR drop 
 




Table 3-3 contains compensated and uncompensated current sensing results using 
substrate IR drop. The first three columns are the measured values when B 
(4222 in Figure 3-1) was replaced with an ordinary 510Ω resistor instead of thermal 
sensor (described in section 2.2.2). The linearity error shows considerable inaccuracy 
without thermal compensation (more than +33% and −16%, highlighted numbers in red 
in Table 3-3). Then, the numerical compensation technique, introduced in section 2.2.1, 
was used to calculate rest of columns in Table 3-3 using ASIC junction temperature read 
by each on-die or external temperature sensor. The results, numbers highlighted in green 
in Table 3-3, show consistent and considerable improvement in the linearity 
(about O7%).  
 
Figure 3-2 plots uncompensated values from Table 3-3 with two attempts of curve fitting. 
The red line is the linear method and the blue curve is polynomial degree of two (both 
curves are built-in trend line functions in Microsoft Excel graph). The nonlinearity of the 
uncompensated data is obvious. The M parameter is R-squared value (also known as the 
coefficient of determination) a number from 0 to 1 that reveals how closely the estimated 
values for the trend line correspond to the actual data. The most reliable trend line is with 
R-squared value as close to 1 as possible.  The M parameter is used to compare result of 
different sets of data in the coming graphs. 
 
 
Figure 3-2: Uncompensated result of current sensor based on substrate IR drop 
 
Figure 3-3 and Figure 3-4 are plots of compensated values using +f. and +fm from Table 
3-4 respectively. Both graphs have linear and polynomial trend lines similar to Figure 3-2 
as described above. Either from graph or R-squared values, it is clear that linearity has 
substantially been improved compared to Figure 3-2. It also highlights that thermal 




compensation simplifies the curve fitting complexity so that a linear curve fitting mostly 
is sufficient.  
 
 




Figure 3-4: TS3 Compensated result of current sensor based on substrate IR drop 




In order to calculate accuracy of the solution post calibration, the linear fit is chosen from 
Figure 3-2, Figure 3-3, and Figure 3-4. Table 3-4 contains accuracy of each case 
compared to the actual current measured (the first column).  Highlighted numbers, in red, 
indicate the worst case inaccuracy in each column. The compensated values yield better 
results compared to voltage regulator readout. Despite the improvement still at very light 
loads (less than 10% of full load) higher accuracy may be needed as those in Table 3-4. 
To address that, the linear curve can be broken into two or more sections to use piece-
wise linear curve fitting. 
 
 
Table 3-4: Comparing accuracy of current sensor using substrate IR drop with linear fit 
 
  




3.3 PCB Temperature None Uniformity 
In the analysis of PCB IR sensing, it was expressed that the linearity of the result depends 
upon location of B. To investigate this further, one of the graphic cards under test, which 
could accommodate two different cooling solutions, was selected. Then using an infrared 
camera, thermal picture of the PCB was taken with each cooling solution. The function of 
cooling solution is to keep GPU junction temperature within the set limit. Therefore, both 
graphic cards were setup to maintain same junction temperature when infrared picture 
taken (Figure 3-5). Table 3-5 and Table 3-6 summarize PCB surface temperature with 
each of cooling solutions (Figure 3-5A & B respectively) at three selected areas, 
identified by Ar1, Ar2 and Ar3.  
 
Despite same ambient temperature, setup and test conditions, there is considerable 
difference in the PCB surface temperature observed between two cooling solutions. 
Looking at each of Figure 3-5A and Figure 3-5B alone, there is a PCB temperature 
difference of nearly 70°C. This poses a practical challenge where to place the gain 
thermal sense resistor (B) to achieve adequate result. Even if by going through an in-
depth analysis of all thermal sources and PCB structure to determine the ideal location for 
B, yet any changes to layout, power supply (second main heat source after the GPU) 
will trigger reevaluation and recalibration of the solution.  It is also a common practice in 
graphics market to replace manufacturer provided cooling solution with the aftermarket 
heatsinks, it poses another application level limitation to this method of current 
measurement, where can be impacted post design release.  
 
Area Min (°C) Max (°C) Mean (°C) 
Ar1 61.3 89.9 79.4 
Ar2 50.8 81 73.7 
Ar3 46.9 77.5 68.9 
Table 3-5: PCB Surface temperature at different spots marked on Figure 3-5A 
 
Area Min (°C) Max (°C) Mean (°C) 
Ar1 77.8 108.1 98.4 
Ar2 60.9 102.1 92.3 
Ar3 58.3 101.4 91.2 
Table 3-6: PCB Surface temperature at different spots marked on Figure 3-5B 
 
Large PCB size (95mm x 210mm), secondary heat sources (DRAMs, VRs), cooling 
solution, system airflow and ambient temperature are other key factors in determining the 
PCB temperature variation in addition to the load current. On the other hand, these 
variables have little or any effect on the substrate IR drop. For instant, typical substrate 
size for this class of GPU is about 30~45mm x 30~45mm, much smaller than PCB area. 
There is one heat source, which is the load (GPU itself). The cooling solution function is 
to keep the junction within specified range, and it doesn’t suffer from architecture or 
design changes made to the cooling solution. Substrate temperature follows GPU junction 




very closely compared to PCB temperature. This can be realized by comparing 
temperature sensors results in Table 3-1, where show temperature variations ~10°C 
across a very large die size (18mm x 18mm).  Portion of this variation is due to sampling 
time difference between sensors, and inaccuracy of the sensors. Nonetheless, it is much 
less than PCB temperature variation (Figure 3-5). 
 
 
Figure 3-5: Infrared photos of the PCB under test with two different cooling solutions 




3.4 Dynamic Behavior Analysis 
As described in chapter one, the power consumption in CMOS circuits contains a static 
portion (mainly induced by device leakage), and dynamic portion. This is from circuit 
and device point of view. However even for a known leakage, operating voltage, clocks, 
and junction temperature, there is substantial power consumption change due to hardware 
utilization level (also known as activity factor), which is software application dependent.  
In this work, dynamic current refers to portion that is induced by software activity that 
has much slower rate of change than operating frequency of GPU. To show this, one of 
sample graphic cards tested under application that stresses the GPU near its peak power 
consumption yet with little load step (~5% change). After about 30 minutes running, 
when setup reached thermal equilibrium, the current was measured using substrate IR 
sensing and compensated using external temperature sensor. The current sensor output 
was digitized using 10-bit ADC (Analog to Digital Convertor) built into GPU at 1 sample 
per second. As defined above, this is close to a static load. The sensor was calibrated 
using Cubic fitting method to yield lowest level of in accuracy. Figure 3-6 plots the 
result. The upper two curves are IRS output after calibration and the actual load current 
(the left Y-axis in Amps). These two curves are nearly overlapped, with an error about 
0.1% indicated by the lower curve and the right Y-axis in percentage. 
 
 
Figure 3-6: Current measurement result using substrate IR drop sensing under static load 
 
The curve fitting parameters were recorded.  Then same setup was used to run a different 
application, which generates a dynamic current profile. The load current was measured 
and sampled with the same ADC and settings, and after thermal equilibrium. Figure 3-7 
illustrates the result. There are two prominent changes; first, the GPU is operating at 
lower power level, which proves software application’s impact on the power 
consumption. Second, despite that current sensing circuit follows the load pattern very 
well, per Figure 3-7, yet there is about 5% inaccuracy. Closer examination of the data 
shows even at similar step change as previous example but near 55A (instead of 75A) 
there is 5% extra error. It points to a systematic error. By further analysis of the system, it 
was found that the ADC gain must be adjusted over input voltage range in order to 
compensate for the error. At first glance, it is expected and as mentioned previously a 




piecewise linear calibration must address this concern. Although, it highlights that a static 




Figure 3-7: Current measurement results using substrate IR drop sensing under dynamic load  
 
Aside from absolute accuracy, this sensing method reveals load behavior under different 
applications, which can be used to characterize applications or power delivery network.  
To verify the circuit dynamic behavior, input and output of the instrumentation amplifier 
was monitored using oscilloscope. Figure 3-8 is the scope capture of the differential input 
(VT-ASIC) and output of amplifier (VOUT1) under 140A load switching at 2.38MHz. 
This is within expected behavior of the operational amplifier. 
 
 
Figure 3-8: IA differential input (VT-ASIC) and output (VOUT1) at 140A/2.38MHz load 





The circuit schematic for discrete implementation of IRS provided along with the 
description of the circuit settings. The characterization results for both current sensing 
using PCB and substrate inherent resistances were reviewed. Both methods yielded 
adequate linearity and accuracy. Both analog and numerical compensation techniques 
proved to be effective by improving accuracy and linearity of the result. On the other 
hand, it was shown that uncompensated values have considerable inaccuracy.   
 
Despite that current sensing using PCB IR drop provided very good correlation and 
linearity, due to its dependency to circuit board layout, cooling solution, and surrounding 
heat sources, it doesn’t meet the criteria established in section 1.3. As such, the substrate 
(or on-die) resistance current sensing are preferred methods. PCB resistance sensing can 
be used in controlled environment such as lab or designs that are not subject to change 
(limited usage).       
 
The high accuracy level achieved under static load doesn’t guarantee the accuracy under 
dynamic load. As such, dynamic behavior of circuit must be considered at design cycle. 
Additional calibration steps might also be required to support dynamic load.  
  
Given discrete implementation demands highly accurate resistors, and very low offset 
operation amplifier, the discrete circuit cost is high and it occupies considerable PCB 
surface area. Both increases bill of material (BOM) cost substantially, which makes it 
impractical for consumer electronics market. Furthermore, it provides limited BW due to 
commercially available operation amplifiers and PCB parasitic parameters. Thus, it is 
recommended to use integrated implementation using adequate amplifier architecture 
(see chapter 4). Integrated solution also allows automating the calibration process. This 







Chapter 4 Selecting Instrumentation Amplifier 
Architecture 
Once the current monitoring method is chosen, an amplifier is required to amplify the 
signal. In this work, inherent resistance is chosen as the sensing method. Thus, there is 
need to have amplifier that can detect very small voltage difference between two nodes. 
The most common topology to do this is called instrumentation amplifier (IA).  Three 
major categories of instrumentation amplifiers are reviewed here. 
4.1 Voltage Mode Instrumentation Amplifier 
One example of this type of IA was shown in Figure 2-2. Three operation amplifiers and 
a resistor network were used to build an IA as discrete version of the IRS (described in 
chapter 3).  
 
 
Figure 4-1: Voltage-Mode IA using three operational amplifiers 
 
Figure 4-1 illustrates a well known IA configuration constructed using three operational 
amplifiers.  In this topology, two opamps are used to implement a fully differential 
buffer, which is followed by a single opamp configured as a differential amplifier. To 
achieve a high CMRR, all resistors except for gain resistor 1 must be very well matched 
or the resistor ratios must be trimmed. The CMRR is also dependent on the voltage gain 
of the input stage formed by first two operational amplifiers along with resistors 1, 2 
and 3. Hence, gain must be maximized to improve CMRR [3][4]. Due to the gain 
bandwidth product limitation of the voltage mode operational amplifier, these high-
CMRR instrumentation amplifiers provide relatively low bandwidth, which is not 
desirable for dynamic load profiling. The example of such limitation was illustrated in 




Figure 1-1. Furthermore several other implementations were cited, which all exhibited 
similar low BW.  
 
Beside limited GBWP of this topology, matching resistors poses another practical 
challenge. Either highly accurate discrete resistors (0.1% or better, as what was used in 
the circuit Figure 3-1), or laser-trimmed on-chip resistors are needed. First choice add to 
pin counts and BOM cost yet reduces the BW further due to parasitic capacitance induced 
by off-chip routing of intermediate signals. The second choice, laser trimming, is an 
additional step in IC fabrication that increases unit cost. Still, it is a very non-trivial step, 
which is not used in most CMOS IC applications (like CPUs and GPUs).  
4.2 Current Mode Instrumentation Amplifier 
One method to eliminate matched resistor requirement in voltage mode IA (Figure 4-1) is 
to replace them with current mirrors as shown in Figure 4-2 [5]. 
 
 
Figure 4-2: Current-mode IA using three operational amplifiers [5] 
 
In this implementation, first introduced by B. Wilson in 1984 [5], the current mirrors, 
n1 and n2, are used as current summing nodes instead of traditional resistor 
networks [5]. The input stage is similar to voltage-mode IA with two unity gain operation 
amplifier to form a differential input stage, which generates input voltage delta of ! 
across 1. Function of the current mirrors is to copy current going through R1 (induced 
by !) into 2. In this case, the amplifier gain is simply defined by ratio of 2 and 1. 




Assuming open loop gain of input stage opamps are ^P and ^M, it can be shown that: 
 
 n = ^!^%o =
p^P + ^M + 2^.P^.Mq




Now in order to increase CMRR either the open loop gain of each amplifier must be 
increased or mismatch between two input stage opamps must be reduced. Given the 
target is CMOS process, systematic limitation of CMOS amplifier sets limit on the open 
loop gain that can be achieved. Therefore, the mismatch of the two opamps must be 
minimized to improve CMRR. Figure 4-3 is the plot of CMRR versus mismatch (in 
percentages) for various open loop gains.    
 
 
Figure 4-3: CMRR vs. Open Loop Gain Mismatching in CM IA [5] 
 
This technique eliminates matched resistors, but achieving CMRR >120dB poses a 
challenge in the case of CMOS amplifier. By examining cases like [5] & [10], CMRR in 
the range of 80 to 120dB seems practical. 
 
Bandwidth of current mode IA remains comparable to the voltage mode, yet insufficient 
for dynamic current sensing.  




4.3 Current Conveyor Based Instrumentation Amplifier 
There are three generations of current conveyors. The second generation of the current 
conveyor, noted as CCII, is only reviewed here. 
4.3.1 Current Conveyor – Second Generation (CCII) 
The second generation current conveyor (CCII) is represented in Figure 4-4 as a three-
port device, where r terminal is input of a voltage follower and s is its output, where 
output current of node s is copied into t terminal. Figure 4-5 provides the equivalent 
circuit of CCII, and its function in the form of matrix. It also implies one can build 
voltage follower without having a feedback loop [6].  
 
Figure 4-4: Current conveyor second generation (CCII) as a three-port device 
 
Figure 4-5: Equivalent function of CCII in the form of circuit model and matrix [6] 
 
Depends of the implementation, the current conveyed to t terminal can be inverting 
(CCII-) or non-inverting (CCII+). CCII functional behavior provides attractive alternative 
implementation methods to the conventional methods in many applications. CCII has 
been around for many years, although recently it is being used in variety of applications 
such as current mode filters, like [30] & [31], current mode multipliers, like [29] & [32], 
and most often to build various types of amplifiers [3-4][6-7][9][12].  
  




4.3.2 Building Instrumentation Amplifier using CCII+ 
There are different methods to form an instrumentation amplifier using CCII as building 
block. In most methods, if not all, the input stage is shaped using two CCII to realize a 
differential input sensing. An example of this implementation is illustrated in Figure 4-6, 
where ^1 and ^2 forming the input stage. Past input stage, the conventional method is to 
use an operation amplifier, ^3 in Figure 4-6, to generate adequate gain (ratio of 2 
and 1) [7]. Several other techniques have been developed to improve CMRR, reduce 
signal distortion or increase gain beyond conventional method. 
 
 
Figure 4-6: Conventional IA using CCII 
 
It is apparent from Figure 4-6 that there is no need for matched resistors, which is another 
benefit of this technique. Another advantage compared to voltage-mode IA, is that 
CMRR is independent of the voltage gain [3]. Despite the benefits, typical CMRR 
achieved using conventional method is ~80dB [7]. Other techniques are used to improve 
CMRR beyond 100dB such as output current subtraction, which can be done via output 
stage opamp (^3 in Figure 4-6) and by connecting t terminal of ^2 to positive input of 
^3 while adding additional resistor from that node to the negative rail. It can also be 
achieved by adding one additional CCII+ to invert the output current of ^2 and then 
summing it with ^1 output current as Figure 4-7 [7]. The  network (1, 3) are to 
compensate for the high-frequency phase shift induced by ^3.    





Figure 4-7: Improved CMRR using current inverting technique [7] 
 
Figure 4-8 is a cascade topology to increase gain and improve CMRR up to 140dB [3]. 
This method increases silicon area needed to implement it, but at the same time offers a 
robust mechanism to tradeoff performance needed verses silicon area.  The function of 
1 and 3 is same as what described for Figure 4-7.  
 
Figure 4-8: High CMRR IA using Cascade CCII [4] 
 
Often a differential output is required to improve noise immunity and to simplify routing, 
or to connect to a differential analog to digital convertor. Figure 4-9 shows a simple and 
effective method to achieve that [6]. It eliminates the output stage opamp, yet reduces 
silicon area needed.  





Figure 4-9: Differential input/output IA using CCII [6]   
 
Summary of the advantages [3][6-7]: 
 
• High BW due to open loop operation of amplifier (no gain bandwidth product 
limitation) 
• CMRR is independent of voltage gain 
• High CMRR can be achieved 
• No matching resistors needed 
• Current mode operation makes it less susceptible to noise and crosstalk 
• Variety of topologies to choose from  
 
Given benefits and robustness of CCII based IA, this architecture is selected as the 
preferred choice for current sensing. 
  




4.3.3 CCII Cell Input Stage 
In CMOS technology, CCII cell can be realized with NMOS or PMOS input stage. Figure 
4-10 illustrates NMOS for s and r terminal (n1 & n2) while Figure 4-11 is designed 
with PMOS (n1 & n2). A closer look at either circuit shows many similarities with 
traditional differential pairs that form an operation amplifier.  For instant in Figure 4-10 
by removing current mirrors formed by n5/n6 and n3/n4 and connecting drain of n9 
and n10 to each other, it yields a differential pair.  n9 and n10 functions are also 
similar to that of used in differential pairs to set a tail current b. 
 
 
Figure 4-10 CCII Cell with NMOS input stage [4] 
 
Both designs in Figure 4-10 and Figure 4-11 intended for application, where VSS voltage 
is negative. However, IRS is intended for integration into GPUs and CPUs. In these 
applications negative voltage is not available. Furthermore, the amplitude of positive 
supply rail for analog macros is limited to 1.8V in most submicron geometries, and 
expected to be reduced to 1.5V in 20nm process node and beyond for mixed digital and 
analog designs. At the same time the input common voltage range in this application is 
that of standard digital cell can run at (range of 0.7~1.2V pending the process node). 
Such a variation in the common mode voltage, impacts transconductance of n1 and n2, 
which ultimately makes IA gain sensitive to common mode voltage. In advanced power 
management schemes used in IC with large silicon sizes, the core voltage is adjusted on 
demand to save power. For instant in case of personal computer sitting idle like a 
Windows static screen the graphic chip operates at much lower clock and voltage than 
running a 3D game. Therefore, it is expected to have a variation of ~400mV common-
mode voltage as such the input stage must be designed to minimize the gain variation. A 
linear gain variation that can be adjusted at higher level of abstraction is also viable 
solution in most cases. This relies on the fact that when GPU or CPU wants to 
reduce/increase operating voltage/clocks, there is a digital control mechanism in place 




(firmware/software based or hardware state machine). Same mechanism can be used to 
adjust the gain when operating state changes. 
 
Figure 4-11: CCII Cell with PMOS input stage [6] 
 
To reach negative supply rail PMOS must be used while keeping the drain voltage close 
to the ground voltage, and to reach the positive supply rail NMOS must be used while 
keeping the drain voltage close to supply voltage. To achieve a full range, known as Rail-
to-Rail, a combination of NMOS and PMOS, with proper sizing, must be used in junction 
with a method to sum up the current generated by each one. The goal is to maintain 
constant total current, also known as constant transconductance or constant-:v circuit 
[14], across input common voltage range [8].  
 
Figure 4-12: Conceptual diagram for rail-to-rail CMOS input stage 




Figure 4-12 is the conceptual diagram for a rail-to-rail CMOS input stage. Gate of both 
n1 (PMOS) and n2 (NMOS) are connected to ;<1. Similarly, gate of both n1w 
(PMOS) and n2w (NMOS) are connected to ;<2. In case of CCII, ;<1 is the r 
terminal and ;<2 is the s terminal.  & x are tail currents for PMOS and NMOS 
respectively. In this case the total transconductance (:o) equals sum of NMOS 
transconductance (:ox) and PMOS transconductance (:o). The goal is to keep :o constant across common mode voltage range. Assuming strong inversion, :ox & :o can be given by: 
 
 :ox =    y2Gxx        Gx =  ½ μx| }~ x (4-2) 
 
 :o =  2G        G =  ½ μ| }~  (4-3) 
 
 :o =  :ox +  :o (4-4) 
 
 
Pending silicon process and fabrication tolerances, if matched NMOS and PMOS can be 
assumed (by sizing up ~/ to compensate for μx/ ratio), then constant-:v can be 
achieved via constant  & x as shown in Figure 4-12. Note must be taken that μx/ 
ratio may have batch to batch variation within same process that could reach to O15%, in 
such a case other mechanism, like [14],[15], [18] and [19], must be used to adjust  & x  
accordingly to maintain constant-:v. The downside of rail-to-rail stage is that it requires 
sum of minimum supply voltage for each PMOS and NMOS inputs, assuming same 
saturation level for both PMOS and NMOS tail currents the minimum supply range is 
given by: 
 








4.4 Noise and Offset Cancelation Techniques 
In many cases the performance of amplifier is dominated by input offset and noise. This 
is a prominent issue in CMOS amplifier given higher level of flicker noise. Conventional 
bipolar techniques such as trimming won’t help to eliminate flicker noise in CMOS 
amplifiers [27].  In CMOS technology, often dynamic noise and offset cancellation is 
used. There are many methods developed to do this, but they can be categorized in two 
groups that are reviewed in this section. 
4.4.1 Auto Zero Technique   
This group covers methods so called autozero, self-calibrating opamp, two-signal 
approach, ping-pong opamp [24], and correlated double sampling [22], which operate on 
the same principle illustrated by Figure 4-13. It operates based on two phases, first a 
sampling phase, 1 when the offset is measured and sampled on # followed by 
amplification phase, 2, when the sampled offset is subtracted from the input signals and 
amplified [27].   
 
Figure 4-13: Conceptual diagram of autozero [27] 
 
The autozero removes the offset to a good degree since the majority of the offset coming 
from flicker noise. The residual noise below 2 (sampling frequency) after autozero is 
white noise, but the level is higher than thermal noise. In another word, autozero 
increases baseband noise by ratio of unity-gain bandwidth (2%) to sampling frequency (2) 
[27]. This is shown in Figure 4-14.   
 
 
Figure 4-14: CMOS amplifier typical noise profile before and after autozero [27] 
 




It is worth mentioning that correlated double sampling is a particular case of autozero, 
where sampling is done twice each period [25]. 
4.4.2 Chopper Technique 
In this method, the input signal is modulated by chopping frequency, amplified and then 
demodulated (Figure 4-15). The offset is shifted over to odd harmonics, which can be 
removed by low-pass filter at the end. The advantage of this method compared to 
autozero is that it doesn’t add to the baseband white noise.  On the other hand, the need 
for low-pass filter limits the BW of the solution, which is not preferred. 
  
 
Figure 4-15: Conceptual diagram of chopper technique [27] 
 
This technique is also known as chopper amplifier, synchronous detection, chopper-
stabilized amplifier, or dynamic element matching. 
 
Furthermore, in very noise sensitive application, such as bio-detection [26], combination 
of autozero and chopper technique used, so called nested loops. 
4.5 Conclusions 
Three major methods, voltage-mode, current-mode and CCII based, to construct 
instrumentation amplifier were described. Given low gain but high BW requirement for 
IRS, CCII based instrumentation amplifier is selected. 
 
Input stage impact was discussed, and rail-to-rail input stage is chosen for the integrated 
implementation of IA. 
 
For noise and offset cancelation, a nested loop is preferred, if static current measurement 
is sufficient, although to study dynamic behaviors, chopper techniques can’t be used due 





Chapter 5 Integrated Implementation of IRS 
5.1 Design Targets 
In order to design the integrated version of the current sensor a sets of design targets need 
to be developed. Table 5-1 provides an empirical guideline. Note must be taken these 
values can easily change and could differ system to system.  Given data measured using 
discrete implementation in chapter 3 and  range, a target gain of about 10~30 is 
sufficient to cover  and ! in most cases. Note must be taken that in power aware chip 
designs the IR drop is minimized to reduce power loss as such a 100mV loss across die 
generally can cause other issues (10% voltage drop given VDDC range), yet it is 
possible. In case of substrate, higher gain 100 to 200 is required. The lower drop across 
flip-chip substrate is realized when surface current transfer is minimized or eliminated by 
having BGA solder balls for main power rails right under solder bumps (see Figure 1-1). 
This is also apparent by measurement provided in chapter 3. The minimum voltage drop 
is normally defined by idle condition of IC under test, when lowest load is expected. 
 
Symbol  Description MIN TYP MAX Unit 
VDDC 
Core logic voltage, applicable to 40nm to 
28nm process nodes. This sets common 
mode voltage range (a) 
0.75 0.9 1.05 V 
VDD Supply voltage for the amplifier design  1.8  V 
 Output Voltage range of amplifier 0  1 V 
 Voltage drop across inherent resistance of substrate in flip-chip case 0.1  2 mV 
! Voltage drop across silicon die (die IR drop) 1 50 100 mV 
 Voltage drop across PCB power planes 1 30 100 mV 
Table 5-1: Input and output targets for integrated circuit of IRS 
 
In order to define the required accuracy, first the next stage after current sensor must be 
selected. In case of analog to digital convertor, a 10-bit ADC is feasible as such 1mV 
output accuracy is sufficient, where it would yield no more than 1 LSB error. 
 
  




5.2 Conceptual Block Diagram 
Figure 5-1 is the conceptual block diagram of the integrated current sensor. The primary 
block is the instrumentation amplifier, which is constructed using two current conveyors. 
The bias circuit may have auto calibration built into it to compensate for process 
variation. Such a block is usually a common macro within SoCs, and since it is not topic 
of this work, it is considered already designed circuit.  However, during analysis of IA 
effect of the biasing are evaluated, and dependencies are highlighted.  
 
 
Figure 5-1: Conceptual Block Diagram for Integrated Implementation of IRS 
 
The clock generator block is to generate two sources of clocks with same frequency and 
adequate phase shift for autozero. It is to remove flicker noise and reduce the amplifier 
output offset. The input to IRS (V+ and V-) can be connected to anywhere on the power 
delivery path that meets design targets.  
 
In large systems, a switch-bar can be inserted to select more than two points. Figure 5-2 
illustrates a conceptual diagram, where VDDC is supplying various clouds of logic and 
multiple spots for sampling the voltage. The r input port of current conveyers are gate of 
MOSFETS as such there is little loading effect if any. This allows connection even to 
sensitive rails. Furthermore, since the s and t terminals both are operating in current 
mode, which makes them less susceptible to surrounding circuit noise. This allows to 
place the two current conveyers some distance away either from each other or from the 
next stage, where needed.  
 
 





Figure 5-2: Conceptual view of VDDC power path and monitoring points 
 
The next stage can be an analog to digital convertor with sample and hold, or other means 
of control systems as application may require. 
 
Since IRS is intended for CPUs and GPUs, it must operate with a positive low voltage 
like 1.8V. It is expected that this value will be further reduced (potentially to 1.5V) in 









5.3 Rail-to-Rail CCII Schematic Cell View (ccii_r2r) 
Figure 5-3 illustrates schematic for cell view (ccii_r2r) implemented in Virtuoso Cadence 
design tools. rx, sx, and t are the CCII ports (see section 4.3.1 for details). U and U are bias voltages to set tail currents.  and :< are the supply voltage and circuit 
ground (return path) accordingly. 
    
 
Figure 5-3: Schematic Cell View of rail-to-rail CCII (ccii_r2r) 
 
2, 3 and 2, 3 are forming rail-to-rail input stage as described in section 0. 0 and 
0 are setting the tail current for each of input NMOS and PMOS pairs. 6 80 9 are to 
sum up drain currents induced by each input pairs. Ultimately, the current at node sx is 
conveyed to t via 5, 5. Table 5-2 lists suggested transistor sizes based on 1.8V 
device library from TSMC for 32nm node. All transistors ~/ ratios are parameterized 
to allow DC sweep in higher level of abstraction.  Estimated area is about 54μmM. 
  





MOSFET   Ratio Parameter Values 
0 }21 0~ 0~ 5 
2, 3 }21 2~ 2~ 37 
4 }21 4~ 4~ 36 
5 }21 5~ 5~ 73 
6, 7, 8, 9 }21 6~ 6~ 5 
0, 1 }21 1~ 1~ 11 
2, 3 }21 2~ 2~ 47 
4 }21 4~ 4~ 61 
5 }21 5~ 5~ 117 
6 }21 6~ 6~ 11 




Integrated Implementation of IRS
 
5.4 Instrumentation Amplifier Schematic Cell View (ia_r2r)
Figure 5-4 is the schematic cell view of the target instrumentation amplifier constructed 
using two CCII blocks (2 and 
_18 is to provide supply v
U for CCII blocks. The 1
not part of the design. The differential 
and 08_< (negative node). 
 
Figure 5-4: Schematic Cell View of the instrumentation amplifier (ia_r2r)
 
;<< and ;<( nets are input nodes of 
measure voltage drop across power path, the positive input node must be connected to 
location closer to the supply, and the negative node
In simulation, IR drop is realized by a common mode voltage, 
differential mode voltage, 
load current variation. In this study, sinusoidal 
simulation. Thus, pulse response may also be useful
mode voltage is indicated by 
to as n in this work.  
simulation stage.  
 
2 and 1n1 are to adjust the instrumentation ampli
resistor or an external one pending 
proportional to the ratio 
compensation described in section 




3 instances of ccii_r2r) as was described in section
oltage, while _U^f and _U^f setting
 opamp is an ideal opamp for simulation purpose only and 
output nodes are labeled as 08_( (positive node) 
 
the instrumentation amplifier. Since it is meant to 
 connected to closet point to the load. 
_n source, and a 
_n source. The frequency of _n source is to simulate 
input source is used throughout the 
, but not covered here. The c
n and differential voltage, the voltage drop, is referred 
All sources are parameterized to allow voltage sweep in 
fier gain. 2 can be a poly
SoC resources and limitations. The overall gain is 
of 2/1n1, thus to implement analog temperature 
2.2.1, 1n1 must be with same thermal coefficient as 
 
 4.3.2.  









metal layer (n1). n1 is normally used to power core devices. Per section 3.2, numerical 
compensation is as effective as analog method, pending SOC resources such as on-die 
temperature sensor; therefore, 1n1 can be any kind of resistor. Increasing 2 alone 
doesn’t increase the gain indefinitely, it is proven by sweep of 2 later in this chapter, as 
such decreasing 1n1 substantially is required to yield gain in order of 100. As such, in 
the simulation 1n1 is reduced to ~5Ohm to achieve gain of 100 for moderate value of 
2. Such resistor can be realized as wire resistance in metal layer. This enables circuit 
designer to use same macro to achieve a variable gain. It can be achieved via dynamically 
changing 2. There are different methods to do it such as switching in/out several 
weighted poly-type resistors [23].  In this work,  4 and 4 are sized to about half of 
output stage 5 and 5 (see Table 5-2) to further increase the gain. This technique, in 
junction with very low resistance at 1n1 location allow achieving higher gain up to 
100, which differentiate this work compared to [6] and [9].  
  




5.5 Simulation Results 
The circuit in Figure 5-4 was simulated and the result is reviewed in this section. The 
output voltage is referred to as 18w_t08 or t08 in the graphs and the text 
indicating the differential output (08_( – 08_<). Similarly, the differential input 
(;<< −  ;<() voltage is referred to as 18w_;< (v or n). As described in 
section 5.1, potentially two different amplification gain may be needed pending the 
usage. Therefore, circuit is evaluated under two different gains, one ~30 as “low gain” 
and ~100 as “high gain”. Where noticeable result is found, both results are presented and 
compared to each other.    
5.5.1 Transient Response 
The transient response of the circuit is plotted in Figure 5-5 for n =  900mV, 
n =  1mV and gain of 30 at 50MHz. The power consumption of the amplifier is 
about 10.7mW @ 1.8V supply. Given the application target is for high power GPUs and 




Figure 5-5: Transient response of the IA 
 




5.5.2 Differential Mode Voltage (VDM) Sweep  
The circuit performance, output voltage and current, was evaluated under input voltage 
range of 0.1mV to 5mV, and the results illustrated in Figure 5-6, Figure 5-7, Figure 5-8, 
and Figure 5-9.  
 
 
Figure 5-6: Output Voltage vs. VDM @ Gain=30 
 
 
Figure 5-7: Output Voltage vs. VDM @ Gain=100 
 
 







Figure 5-8: Output Current vs. VDM @ Gain=100 
 
 
Figure 5-9: Output Current vs. VDM @ Gain=30 
  




Figure 5-10 illustrates gain versus differential input voltage at high gain setting (100). 
The delta cursor is set to measure the gain error. The result is 0.324%/mV.  Similarly, 
the gain error for low gain condition (~30) was extracted from Figure 5-11, and the result 
is 0.032%/mV, which is nearly 10 times less. Despite both numbers are very small and 
negligible, but it indicates that the lowest appropriate gain must be selected to reduce the 
circuit gain inaccuracy, wherever possible.  
  
 




Figure 5-11: Gain vs. VDM at 10MHz with gain 30 
  




5.5.3 Common Mode Voltage (VCM) Sweep  
As described, the common mode voltage dependency of the gain is a concern. Rail-to-rail 
input stage was used to reduce such a dependency. Figure 5-12 illustrates n effect on 
output voltage for a target differential voltage gain of 31 @ 900mV (29.8dB). Delta-
cursors are set on the minimum and maximum output voltages, which show an output 
voltage variation of 685uV (2.21%) over n range and worst case differential gain 
of 30.15.  It shows a worst case common mode gain of 3.461 − 3 over n range and. 
Given CMRR definition, see Equation (4-1), it yields CMRR of 78.8dB @ 50MHz, 
which is attractive given the frequency point.  
 
 
Figure 5-12: Output Voltage vs. VCM @ Gain=30, 50MHz 
 
It must be noted that increasing the gain by only changing 1n1 and 2, can impact 
CMRR. This matter is shown in Figure 5-13, where can look up a worst case variation of 
3.794mV for 150mV change in n (^a of 0.0253) with worst case differential gain 
(^) of 96. It yields a CMRR of 71.5dB @ 10MHz. It indicates that if higher gain is 
needed it may require a piecewise linear look up table for the gain correction factor. This 
is practical in current sensing application target of this work, since the common mode 
voltage is the logic core voltage as described in section 5.1, and many other actions such 
as clock frequency change must be done prior to increase or decrease of core voltage. As 
such, gain correction factor can be applied via a change in the circuit gain, bias or in a 
form of numerical post measurement calculation.     





Figure 5-13: Gain vs. VCM @ Gain=100, 10MHz 
 
  




5.5.4 Gain Resistor (R2) Sweep 
Figure 5-14 plots output voltage versus gain resistor 2. The marker shows the circuit 
setting (see Figure 5-15 for zoomed in version).  It clearly shows for this given circuit, 
increasing 2 will increase the gain, although not indefinitely. It is due to output 
impedance of the amplifier.  
 
On the other hand, the nonlinear behavior, points that the gain accuracy will substantially 
be dependent upon accuracy of 2. Therefore, if a poly-type resistor is used, which 
expected to have considerable process and fabrication variations, it is recommended to 
implement an auto-calibration mechanism to trim the gain (see Figure 5-1).   
 
 
Figure 5-14: Output Voltage vs. Gain Resistor (R2) 
 
 
Figure 5-15: Output Voltage vs. Gain Resistor (R2) – Zoomed in 




5.5.5 Bias Voltage Sweep 
Figure 5-16 and Figure 5-17 illustrate DC sweep of U and U voltages respectively. 
Change in U has less effect on the gain. It is set in the middle of range allowing for 
fine adjustment of the gain if need be. On the other hand,  U variation impacts the 
gain considerably. As specified in section 5.2, the bias voltages are expected to be 
generated via a band-gap based circuit, which must provide adequate stability.  
 
 
Figure 5-16: PMOS Bias (VBP) Sweep 
 
 
Figure 5-17: NMOS Bias (VBN) Sweep 




5.5.6 Temperature Sweep 
The actual operating condition of GPUs is in the range of  47℃  to 107℃  given most 
computers are used at room temperature. Thus to evaluate the circuit behavior and to 
optimize its accuracy, the nominal temperature in all simulation was set to 77℃ . Here, 
Figure 5-18, is the temperature sweep for the entire range (0 to 125℃).  
 
The typical gain of 100 is observed at 77℃. The amplifier overall gain has a temperature 
dependence of – 0.25%/℃. Since the amplifier gain is inversely proportional to the 
temperature (negative slope),  it can be used to compensate partially for the increase in 
the inherent resistance of the current path as described in 2.2. Yet, the temperature 
dependence profile is linear, thereby it simplifies the compensation method, if need be. 
 
 
Figure 5-18: Output Voltage vs. Temperature @ Gain=100 
 
The noise analysis is done in section 5.5.7, the temperature impact on the noise level is 
reviewed here just for completeness.  Figure 5-19 shows the input noise, gain and output 
noise versus temperature. The input noise is expected to rise due to thermal noise, 














Figure 5-19: Input noise, gain and output noise at Gain=100 
  




5.5.7 Noise Analysis 
The noise analysis was performed to evaluate effect of n, n, and temperature on 
the output noise. The temperature effect was reviewed in section 5.5.6, which showed the 
gain plays the dominant role in the output noise. As such, all simulations were performed 
at high-gain configuration (gain of 100). 
 
Figure 5-20 is the output noise versus frequency at n ranging from 0.1mV to 2mV.  
As expected, the flicker noise, of up to 4.4mV/√Hz, is dominating at low frequencies. In 
case of amplifying substrate inherent resistance, this level of noise is too high. Thereby 
an autozero as described in chapter 4 must be implemented (see Figure 5-1). The 
suggested frequency of about 100KHz (marked by vertical cursor in Figure 5-20) is 
recommended for autozero.  
 
 
Figure 5-20: Output Noise vs. Frequency for VDM 0.1mV to 2mV  
 
In order to evaluate the n effect in more details, frequency of 10MHz was chosen to 
be well above corner frequency while circuit can still operate at that frequency with high-
gain setting (it was verified by transient response simulation).  The noise analysis was 
then performed at 10MHz with typical gain of 100.  
 
The input noise result versus n is plotted in Figure 5-21, and output noise results in 
Figure 5-22. The input noise linearly increases with increase in n with a slope of 
about 2.521 − 9 (1mV change induces 2.52pV/√Hz change in the input noise level). 
This input noise is amplified and transferred to output by the gain. However, it was 
indicated in section 5.5.2 that amplifier gain is dropping as n increasing, this 
behavior can also be observed in output noise. The output noise non-linearity is similar to 
that of gain in Figure 5-10.   
 





Figure 5-21: Input Noise vs. VDM at 10MHz, Gain=100 
 
 
Figure 5-22: Output Noise vs. VDM at 10MHz, Gain=100 
 
  




The noise analysis was repeated by keeping VDM constant at 1mV, and sweeping VCM. 
Figure 5-23 is the result at 1Hz. The flicker noise stands out at this frequency. The input 
noise is reduced as VCM is increased. The vertical marker is set on 0.9V, where is the 
middle point of VCM. The circuit is optimized to provide target gain of 100 at this point 
This will reduce the gain error to about half over VCM range. As it can be seen, the 
output noise remains more flat at VCM below 0.9V.  
 
 









Figure 5-24 and Figure 5-25 show similar behaviors at 10MHz and 100MHz 
respectively. The noticeable differences are that flicker noise is no longer prominent, and 
the amplifier gain has considerably dropt at 100MHz. This was also observed in section 
5.5.3.      
 
 
Figure 5-24: Input and output noise vs. VCM at 10MHz, Gain=100 
 
 






Figure 5-25: Input noise, gain and output noise vs. VCM @ 100MHz Gain=100 
 
  





The architecture of integrated current sensor using inherent resistance was provided. A 
proof of concept design was presented based on the expected typical range of inputs and 
outputs.  The design intended for low voltage VLSI systems to allow integration within 
large SoCs such as GPUs and CPUs. The primary block, instrumentation amplifier, was 
constructed using rail-to-rail current conveyer and simulated using TSMC 32nm process 
node. The results were analyzed and observations were provided. 
 
The key factor in the performance of the solution was the overall necessary gain. A gain 
of up to 30 provided an excellent bandwidth of at least 50MHz with a gain error of only 
0.032%/mV over n and a CMRR of about 78.8dB. This gain is sufficient for on-die 
or PCB IR drop amplification. Although, it might not be sufficient for flip-chip substrate 
IR drop amplification.   
 
Higher gain can be realized in this architecture at reduced CMRR. The circuit was 
simulated at a gain of 100, which resulting a CMRR of 71.5dB @ 10MHz. The gain 
inaccuracy is also decreased over n range to 0.324%/mV. 
 
The flicker noise is dominant at low frequency as expected. Thus, circuitry needed for 
noise and offset cancellation. Increase in temperature, n and n all increased the 
input noise.  
 
The temperature gain coefficient of about – 0.25%/℃ is observed with a linear profile. 
This can be used as partial compensation for inherent resistance increase over 
temperature.  
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